Skip to content

Add Triton BF16xINT4 rowwise GEMM for ROCm gfx942/gfx950 - #420

Open
apicciau wants to merge 5 commits into
meta-pytorch:mainfrom
apicciau:rocm/bf16i4-shuffled-grouped
Open

Add Triton BF16xINT4 rowwise GEMM for ROCm gfx942/gfx950#420
apicciau wants to merge 5 commits into
meta-pytorch:mainfrom
apicciau:rocm/bf16i4-shuffled-grouped

Reduce autotuner config space for BF16xINT4 kernels

f805f35
Select commit
Loading
Failed to load commit list.
Meta CLA / Meta CLA Check succeeded Aug 3, 2026 in 0s

Contributor License Agreement is valid!