Skip to content

Resolve "Non ANSI-C style input,output port declaration Verilog code linter issue" - #2447

Draft
matlupi wants to merge 5 commits into
chipsalliance:masterfrom
matlupi:2429-nonansiport
Draft

Resolve "Non ANSI-C style input,output port declaration Verilog code linter issue"#2447
matlupi wants to merge 5 commits into
chipsalliance:masterfrom
matlupi:2429-nonansiport

Conversation

@matlupi

@matlupi matlupi commented Aug 22, 2025

Copy link
Copy Markdown

@linux-foundation-easycla

linux-foundation-easycla Bot commented Aug 22, 2025

Copy link
Copy Markdown

CLA Signed

The committers listed above are authorized under a signed CLA.

@hzeller

hzeller commented Aug 27, 2025

Copy link
Copy Markdown
Collaborator

Currently, this does not compile; are you still working on it ?

const auto token = identifier_leaf->get();
const auto direction =
direction_leaf ? direction_leaf->get().text() : implicit_direction;
std::string direction;

Copy link
Copy Markdown
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Why not std::string_view ? The texts you assign are guaranteed to exist for the lifetime, and you also save std::string conversion.

@matlupi

matlupi commented Aug 27, 2025

Copy link
Copy Markdown
Author

Currently, this does not compile; are you still working on it ?

Yes, but help is definitely needed

@hzeller

hzeller commented Aug 27, 2025

Copy link
Copy Markdown
Collaborator

For the compile error, looks like you need to fully qualify the name in line 117: verible::SymbolKind::kLeaf

@matlupi
matlupi marked this pull request as draft February 13, 2026 16:00
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants